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Abstract—3D integration has the potential to improve the 
scalability and performance of Chip Multiprocessors (CMP). A 
closed form analytical solution for optimizing 3D CMP cache 
hierarchy is developed. It allows optimal partitioning of the cache 
hierarchy levels into 3D silicon layers and optimal allocation of 
area among cache hierarchy levels under constrained area and 
power budgets. The optimization framework is extended by 
incorporating the impact of multithreaded data sharing on the 
private cache miss rate. An analytical model for cache access 
time as a function of cache size and a number of 3D partitions is 
proposed and verified using CACTI simulation. 
Keywords—3D integration; Chip Multiprocessor; Cache 
Hierarchy; Analytical Performance Models; Resource Allocation 
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I.  INTRODUCTION  
As CMP era looms, chip resources including power budget, 
off-chip memory bandwidth, network-on-chip (NoC) capacity 
and chip area remain limited [6]. Partitioning of the chip area 
among various CMP components, most importantly between 
cores and cache, but also inside the cache, to maximize CMP 
performance under those constraints remains a critical dilemma 
for the computer architect. 3D integration allows stacking 
DRAM above the CPU layer, alleviating the off-chip memory 
bandwidth constraint [6][11]. On-chip cache can also be placed 
in a separate silicon layer and even partitioned into a number of 
3D silicon layers to improve performance. Tsai et al. suggested 
partitioning 3D cache along bit- and word-lines [17]. Loh et al. 
[12] and Puttaswamy et al. [16] researched bank-stacked 3D 
cache organization. Li et al. studied the performance benefits 
of 3D L2 cache implementation [9]. Khan et al. optimized 3D 
cache bank allocation under temperature constraint [7]. Liu et 
al. researched the benefits of CPU, cache and main memory 
stacking [10]. In this work we propose the optimization of 3D 
cache partitioning into separate 3D silicon layers under 
constrained area, power and NoC capacity. The framework can 
be easily extended to support additional constraints such as off-
chip bandwidth, operating frequency, supply voltage etc.   
Area allocation between cores and cache in traditional two-
dimensional CMP architectures has been extensively 
researched. Alameldeen [1] used analytical modeling to study 
the trade-off between the number of cores and cache size. Oh et 
al. [15] developed detailed analytical models of various cache 
organizations. Krishna et al. [8] researched the effects of data 
sharing in multithreaded applications on optimal area allocation 
between cores and cache. In our previous study [21], we 
developed a framework for 2D cache hierarchy optimization.  
Tsai et al. [17] introduced 3D CACTI, an efficient tool for 3D 
cache access time and power estimation, including sub-array 
division optimization. 3D CACTI tool does not suggest 
however the optimal cache hierarchy and/or optimal 
partitioning of cache hierarchy levels into 3D silicon layers and 
/ or area allocation among hierarchy levels. In order to find an 
acceptable (though potentially suboptimal) configuration, the 
architect has to perform a detailed design space exploration.   
In our work, we aim to provide the architect with an 
analytical framework that yields the optimal hierarchy (the 
optimal number of private and shared hierarchy levels), the 
optimal 3D partitioning of, and the optimal area allocation 
among the hierarchy levels. Since average memory access 
delay is an additive component of the overall CMP CPI [2], 
[15], our results can be incorporated into a larger cores vs. 
cache optimization framework.  
Another aspect of our work is 3D cache access time 
modeling. Existing studies either assume that cache access time 
is constant [1], [5], [15], or use CACTI [20] to simulate it. In 
this work we propose an analytical model for varying 3D cache 
access time as a function of cache size and number of its 
partitions. This approach leads to a more realistic cache access 
time model. In addition, we extend the optimization framework 
by modeling the effect of the multithreaded data sharing on the 
miss rate of the private cache.  
The rest of this paper is organized as follows. Section II 
presents the analytical model for cache access time and its 
verification using 3D CACTI simulations. Section III presents 
the optimization framework. Section IV offers conclusions. 
II. ACCESS TIME AS A FUNCTION OF CACHE SIZE AND 
NUMBER OF PARTITIONS 
Exploring the circuit level cache model detailed in [18] and 
[20] while varying the Block Size, Associativity and Number 
of Sets, we find that the cache access time can be approximated 
by the analytical power-law model:    
ݐ௜ሺ ௜ܵሻ ൌ ߬ · ሺ
௜ܵ ߪൗ
௫ܰ௜ · ௬ܰ௜ሻ
ఉ (1) 
 
where ௜ܵ is the size of the ݅௧௛ cache hierarchy level and is equal 
to Block Size ൈ Associativity ൈ Number of Sets (all variables 
are defined in TABLE I). In our study, we use ௬ܰ ൌ 1 and vary 
௫ܰ, based on Tsai et al. [17] observation that such 
configuration yields the best performance. The power law 
exponent ߚ is found by fitting the power law (1) curve to the 
cache access time data, either received by exploring circuit 
level models or generated by 3D CACTI. It is loosely 
dependent on technology node and slightly decreases with the 
number of 3D partitions, as shown in Fig. 1(a). 
TABLE I.  DEFINITIONS 
Parameter Meaning 
ߚ Power law (1) exponent, range 0.4 ൊ 0.6 
ܰݔ݅, ܰݕ݅ Number of 3D partitions of ܮ௜ cache hierarchy 
level in wordline and bitline directions, 
respectively 
ߪ,ߤ,߬,ߩ Baseline cache size, miss rate, access time and 
power consumption, respectively 
ݐ௜, ݉௜,  ௜ܵ , ܣ௜ a ܮ௜’s access time, miss rate, size and silicon area, 
respectively   
ܦଵ, ܦଵଶ, ܦଵଶଷ Average memory delays for one, two and three 
level cache hierarchy 
݊ Number of cores in CMP 
ܣ௠௔௫ Total area available to cache 
௠ܲ௔௫ Total power budget available to cache 
ܯௌ , ܯௌ ௠௔௫ Rate of access and max rate of access to the 
shared cache, respectively   
݀ே௢஼, ݀௧,݀௕, ݀௖ NoC delay, comprising of transfer, blocking and 
queuing (congestion) delays, respectively 
݀஽ DRAM access penalty 
ܧ௡ Data sharing factor [8] 
ߤே Compulsory miss rate component 
ߛ Power-law (9) exponent, range 1.35 െ 1.45  
ߙ Power-law (9) coefficient, ൎ 0.25  
a. Cache metrics are expressed relative to ߪ, ߬, ߤ and ρ 
 
The power-law (1) approximates 3D CACTI simulations 
(and their underlying circuit level models) over a wide range of 
cache sizes (from 4Kbytes to 16Mbytes) to within 2%. The 
cache access times based on our power law model (1) vs. cache 
size and number of 3D layers is shown in Fig. 1(b). 
 
Fig. 1. (a) Power law exponent ߚ vs. Number of 3D Layers; (b) Access Time 
vs. Cache Size and Number of 3D Layers 
 
III. OPTIMIZING CACHE HIERARCHY, 3D PARTITIONING AND 
AREA ALLOCATION 
In this work, we focus on three typical cache 
configurations: single private level, two-level (one private + 
one shared) and three level (two private + one shared) caches. 
The framework can be easily extended to any number of 
private, shared or hybrid [15] levels. The access times of each 
private level ݅ ൌ 1 ൊ 3 and each shared level ݆ ൌ 2 ൊ 3  are:  
ݐ௜ ൌ ߬ · ቀ ௜ܵ ߪ ௜ܰൗ ቁ
ఉ
; 
ݐ௝ ൌ ݀ே௢஼ ൅ ߬ · ൮ ௝ܵ ݊ߪ ௝ܰ൘ ൲
ఉ
 
(2) 
 
where ݀ே௢஼ ൌ ݀௧ ൅ ݀௕ ൅ ݀௖  and ௜ܰ ൌ ௫ܰ௜ · ௬ܰ௜. We adopt the 
analytical models of NoC blocking delay ݀௕ and queuing delay ݀௖ proposed by [19] and [3]; ݀௕ and ݀௖ depend on a variety of 
parameters including the shared cache access rate ܯௌ, the 
network capacity, the number of cores etc. Those parameters 
except for ܯௌ are not part of our optimization framework. 
Therefore we model both ݀௕ and ݀௖ as function of ܯௌ, 
assuming the remaining parameters are constant. Transfer 
delay ݀௧ is ܱሺ√݊ሻ, assuming 2-D mesh NoC [19]. The average 
memory delays for the above three configurations can be 
written as follows:    
ܦଵ ൌ ሺ1 െ ݉ଵሻݐଵ ൅ ݉ଵሺ݀ே௢஼ ൅ ݀஽ሻ;  
݉ଵ ൌ ߤே ൅ ሺ1 െ ߤேሻߤܧ௡ ඥ ଵܵ ߪ⁄⁄ ;   ܯௌ ൌ ݉ଵ  
(3) 
 
ܦଵଶ ൌ ሺ1 െ ݉ଵሻݐଵ ൅ ݉ଵሺ1 െ ݉ଶሻݐଶ+݉ଵ݉ଶ݀஽;  
݉ଵ ൌ ߤே ൅ ሺ1 െ ߤேሻߤ ඥ ଵܵ ߪ⁄⁄ ;   
݉ଶ ൌ ߤܧ௡ ඥሺܵଶ െ ଵܵሻ ሺ݊ߪ⁄ ሻ⁄ ; ܯௌ ൌ ݉ଵ; 
(4) 
  
ܦଵଶଷ ൌ ሺ1 െ ݉ଵሻݐଵ ൅ ݉ଵሺ1 െ ݉ଶሻݐଶ ൅ ݉ଵ݉ଶሺ1 െ
݉ଷሻݐଷ ൅ ݉ଵ݉ଶ݉ଷ݀஽;  
݉ଵ ൌ  ߤே ൅ ሺ1 െ ߤேሻߤ ඥ ଵܵ ߪ⁄⁄ ;   
݉ଶ ൌ ߤே ൅ ሺ1 െ ߤேሻ ߤ ඥሺܵଶ െ ଵܵሻ ߪ⁄⁄ ; 
݉ଷ ൌ ߤܧ௡ ඥሺܵଷ െ ܵଶሻ ሺ݊ߪሻ⁄⁄ ;  ܯௌ ൌ ݉ଵ݉ଶ 
(5) 
   
where ܧ௡ is the data sharing factor [8], and ߤே is the 
compulsory miss rate component, which reflects access to data 
originated in remote (rather than in local) core [22]; ߤே does 
not depend on the size of the local cache. While ܧ௡ depends on 
the number of cores in CMP [8], ߤே is a function of the shared 
data size ܰ. We assume 3D DRAM implementation; hence 
there is no memory bandwidth restriction and no queuing delay 
at DRAM. Lastly, (4) and (5) assume inclusive cache and can 
be easily modified to support noninclusive cache. 
The optimization problem can be presented as follows: 
 
Minimize ܦ௢ ൌ ݉݅݊ሼܦଵଶଷ, ܦଵଶ, ܦଵሽ  
Subject to ݃௝ሺݔሻ ൑ ܮ௝ 
ݔ ൌ ሾ ଵܵ, ܵଶ, ܵଷ, ௫ܰଵ, ௬ܰଵ, ௫ܰଶ, ௬ܰଶ, ௫ܰଷ, ௬ܰଷ, … . . ሿ 
(6) 
 
where ܦ௢ሺሻ is the objective function representing the average 
memory delay, yielded by the best of three possible 
configurations, ݃௝ሺሻ is the ݆௧௛ constrained resource, ܮ௝ is the 
݆௧௛ resource limitation, and ݔ is the optimization variable 
vector that includes sizes of cache hierarchy levels, number of 
3D partitions per cache hierarchy level and potentially 
additional variables. This optimization problem is solved using 
KKT multipliers similarly to [13]:      
Minimize          ܦ ൌ ܦ௢ ൅ ෍ λ௝ · ൣ݃௝ሺݔሻ െ ܮ௝൧ (7) 
where λ௝ is the KKT multiplier.   
Exploring the power consumption of 3D cache using 3D 
CACTI, we find that it changes quite significantly depending 
on specific 3D configuration (for example, for ௫ܰ ൈ ௬ܰ=1×4 or 
2×2 or 4×1), while remaining almost independent of the 
number of partitions (1, 2, 4 or 8). This result is in line with 
Tsai et al. findings (Fig. 12 in [17]). For simplicity, we assume 
that 3D cache power consumption does not depend on the 
number of 3D partitions.  
It has been suggested that the power consumption of cache 
scales as the square root of its size [5], therefore the power 
constraint can be presented as function of cache size only, as 
follows: 
݃ଵሺݔሻ ൌ ݃ଵሺ ଵܵ, ܵଶ, ܵଷሻ ൌ ෍ ߩට ௝ܵ ߪൗ
ଷ
௝ୀଵ
൑ ௠ܲ௔௫ (8) 
  We do not consider the power consumption of the NoC 
since it is common to all three configurations. Power constraint 
(8) is relatively basic. It does not account for the fact that a 
performance-optimal partitioning is not necessarily a power-
optimal one [17]. In order to improve the optimization of area 
allocation and 3D partitioning under constrained power 
consumption, all possible partitions (and not only the 
performance-optimal ones) need to be explored; the number of 
subdivisions along bit- and word-lines and the number of sets 
per wordline ( ௗܰ௕௟ , ௗܰ௪௟, ௦ܰ௣ௗ respectively) in each silicon 
partition needs to be added to the optimization variable vector 
ݔ (6).   
Exploring the design space for cache using CACTI 6.5 
[14], we find that cache area can be approximated as a function 
of cache size by the following power law: 
ܣ௜ ൌ ߙ · ௜ܵఊ (9)
where ߙ and ߛ are technology dependent constants calculated 
using MATLAB’s nonlinear least square solver lsqcurvefit and 
presented in TABLE I. Consequently, the area constraint can 
be written as the sum of areas of all cache levels in all 3D 
silicon layers, as follows:   
݃ଶሺݔሻ ൌ ݃ଶሺ ଵܵ, ܵଶ, ܵଷሻ ൌ ෍ ߙ ௝ܵఊ
ଷ
௝ୀଵ
൑ ܣ௠௔௫  (10) 
 
Finally, we can restrict NoC traffic by limiting the rate of 
access to the shared cache ܯS:  
 
݃ଷሺݔሻ ൌ ܯSሺ ଵܵ, ܵଶ, ܵଷሻ ൑ ܯS ௠௔௫ (11)
 
where ܯS ௠௔௫ is the maximum capacity of the NoC. 
The unconstrained objective function ܦ௢ (6) can be 
presented in a differentiable form similarly to [13]:  
݉݅݊ሼܦଵଶଷ, ܦଵଶ, ܦଵሽ ൌ ݉݅݊ሼ݉݅݊ሼܦଵଶ, ܦଵሽ , ܦଵଶଷሽ
ൌ ሾܦଵܪଵ ൅ ܦଵଶሺ1 െ ܪଵሻሿ ܪଶ
൅ ܦଵଶଷሺ1 െ ܪଶሻ 
 
(12) 
where ܪ is the step function: 
 
ܪଵ ൌ ൜1, ܦଵ ൏ ܦଵଶ0, ܦଵ ൐ ܦଵଶൠ ;   
(13) 
ܪଶ ൌ ൜1, ݉݅݊ሼܦଵଶ, ܦଵሽ ൏ ܦଵଶଷ0, ݉݅݊ሼܦଵଶ, ܦଵሽ ൐ ܦଵଶଷൠ 
(14) 
 
The partial derivatives of ܪଵ and ܪଶ with respect to ௜ܵ are 
zero except for those ଵܵ, ܵଶ and ܵଷ where ܪଵ, ܪଶ and their 
derivatives are not defined, that is, when any of the following 
equalities holds:  
ܦଵ ൌ ܦଵଶ; ܦଵ ൌ ܦଵଶଷ, ;  ܦଵଶ ൌ ܦଵଶଷ (15)
However, these equality points are of no consequence for 
the optimization (since the decision there can go either way 
yielding the same delay), and therefore can be omitted.  
Consequently we can find the optimal allocation by 
differentiating the objective function ܦ with respect to the 
optimization variable vector ݔ and λ௝ and equating the resulting 
Jacobian vector to zero: 
൤߲ܦ ߲ݔൗ ߲ܦ ߲λ௝ൗ ൨ ൌ 0  ׊݆ ൌ 1 ൊ 2 (16) 
 
The system of equations (16) can be solved numerically, 
using assumptions similar to those used in [3], [15] and [22] to 
find ߪ, µ, ρ, τ, ݀஽, ݀௧, ݀௕, ݀௖, ܧ௡, ߤ௡ and others.  We apply 
miss rate values obtained by Krishna et al. [8] using PARSEC 
[4] and NAS [2] benchmarks. 
The average memory delay vs. total cache area under 
constrained area, power, NoC capacity and combination of all 
constraints are shown in Fig. 2 (a), (b), (c) and (d) respectively, 
for an example of up to three levels cache and using 16 layers. 
The optimal area allocations per level presented as fraction of 
total cache area vs. area budget under the same constraints are 
shown in Fig. 3 (a), (b), (c) and (d) respectively. The optimal 
partitioning of cache hierarchy levels into 3D silicon layers 
under the same constraints is shown in Fig. 4 (a), (b), (c) and 
(d) respectively. 
Under constrained area budget, as more area is allocated to 
cache, the hierarchy deepens and the average memory delay 
decreases to reach the optimum point (Fig. 2(a)). The entire 
area and the entire 3D layers stack are initially allocated to ܮଵ 
(Fig. 3(a), Fig. 4(a)). When area becomes sufficient for a two-
level configuration, it is divided, along the 3D stack, between 
ܮଵ and ܮଶ, with ܮଵ fraction of area and ܮଵ number of 3D layers 
decreasing, and ܮଶ fraction of area and number of 3D layers 
growing with area (Fig. 3(a), Fig. 4(a)). As area suffices for the 
three-level configuration, it is divided, along the 3D stack, 
among ܮଵ, ܮଶ and ܮଷ. While ܮଷ fraction of total area is 
continuously growing at the expense of ܮଵ and ܮଶ (Fig. 3(a)), 
the number of 3D silicon layers allocated to it remains low and 
constant (Fig. 4(a)). As area budget increases, the number of 
3D layers assigned to ܮଶ grows at the expense of ܮଵ (Fig. 4(a)).   
The constrained power case resembles the constrained area 
scenario for area below 100 (Fig. 2(b)); as area grows beyond 
that point, the power budget becomes insufficient for the three-
level cache, so two-level hierarchy becomes optimal again (at 
around 110, Fig. 2(b)); as area grows further and power budget 
remains limited, single level cache replaces the two-level 
configuration as the only viable solution (at around 180, Fig. 
2(b)). The area and 3D layer allocation below 100 is similar to 
the constrained area scenario (Fig. 3(b), Fig. 4(b)). When ܮଷ is 
eliminated, its area is divided between ܮଵ and ܮଶ (Fig. 3(b)), 
and 3D silicon layers previously occupied by it are assigned to 
ܮଵ (Fig. 4(b)). As area continues to grow, ܮଶ grows at the 
expense of ܮଵ (Fig. 3(b)), and 3D silicon layers are shifted 
from ܮଵ to ܮଶ (Fig. 4(b)). When ܮଶ in turn is eliminated, the 
entire area budget and 3D stack are allocated to ܮଵ.    
Under constrained NoC bandwidth, the only viable solution 
is the three-level configuration. No cache is possible below the 
minimal area required for such configuration (around 50, Fig. 
2(c)). Those are the minimal area budget and the only 
configuration that yield ܯௌ low enough for NoC to be able to 
service the cache misses. As area grows, ܮଵ becomes large 
enough so that the single-level configuration is viable (at 
around 75, Fig. 2(c)). As area grows further, two-level cache 
becomes viable although suboptimal (at around 160, Fig. 2(c)). 
When the area budget is sufficient to support the three-level 
configuration, it is divided among ܮଵ, ܮଶ and ܮଷ (around 50, 
Fig. 3(c)). From that point on, area allocation is similar to the 
constrained area scenario. Likewise, the 3D silicon layer 
allocation above area budget of around 50 is similar to the 
constrained area scenario (Fig. 4(c)). 
In real life, cache performance is affected by a combination 
of constrained chip resources (Fig. 2(d), Fig. 3(d), Fig. 4(d)). 
We consider a design case where both NoC capacity and power 
budget are particularly limited. When cache area budget is 
restricted, NoC capacity is the predominant constraint, 
necessitating three-level cache configuration (at around 50, Fig. 
2(d)), and limiting the performance of the cache. As cache area 
budget grows, power budget constraint becomes critical and no 
longer suffices to power the optimal (three-level) cache 
configuration (at around 110, Fig. 2(d)). When the area budget 
is large enough to enable the two-level configuration, the 
power budget is not sufficient to power it, so the single-level 
cache remains the only viable solution. Area and 3D silicon 
layer allocations resemble the constrained NoC scenario under 
50 (Fig. 3(d), Fig. 4(d)). For area budget between 50 and 
around 110, they resemble the constrained power scenario. 
When the area grows above 110, the entire area and 3D silicon 
stack is allocated to ܮଵ. 
IV. CONCLUSION 
This paper describes a 3D cache hierarchy optimization 
framework that finds an optimal cache hierarchy and allocates 
hardware resources (3D silicon layers and the die area at each 
level) among hierarchy levels. The algorithm relies on 
modeling cache access time, area and power consumption as 
function of cache size. 
The proposed framework allows performance optimization 
under 3D CMP restrictions such as constrained power and area 
budget, and NoC capacity. The optimization is extended by 
incorporating the impact of the multithreaded data sharing on 
the private cache miss rate. Our results conform to the findings 
of Liu et al. [10] that 3D memory stacking does not annul the 
benefits of deep cache hierarchy.  
We find that under constrained area, the best performance 
is achieved when a smaller area budget allocated to the private 
(near-CPU) cache hierarchy levels is split into many 3D layers, 
while the larger area budget allocated to the shared hierarchy 
level is divided into no more than two 3D silicon layers.   
 
 
Fig. 2. Average Memory Delay vs. Area under: (a) constrained area, (b) 
constrained power, (c) constrained NoC bandwidth, (d) combined constraint. 
 
  
Fig. 3. Per-Cache Hierarchy Level Fraction of Area vs. Area under; (a) 
constrained area, (b) constrained power, (c) constrained NoC bandwidth, (d) 
combined constraint   
 
  
Fig. 4. Per-Cache Hierarchy Level 3D partitioning across 16 layers vs. Area 
under; (a) constrained area, (b) constrained power, (c) constrained NoC 
bandwidth, (d) combined constraint 
 
We further find that in power-constrained CMPs, area 
overcommitment shifts the optimal configuration from three 
levels back to two levels, and eventually back to a single level. 
These results are in line with findings of Hardavellas et al. [6]. 
The 3D silicon layer and area allocation under constrained 
power exhibit a similar pattern, with shared levels being 
preferred over private ones. This happens because power 
consumption grows with area but is not affected by adding 3D 
silicon layers, while performance improves with both.     
Some of our findings are counterintuitive and go against 
some industry conventions. For example, it is a known industry 
practice to make ܮଵ as large as possible as long as it can be 
accessed in one cycle. According to our findings, this practice 
may lead to suboptimal design: in NoC and area limited 
designs, allocating more area to ܮଶ at the expense of ܮଵ leads to 
better cache performance.   
We have provided the architect a practical analytical tool 
for 3D cache hierarchy partitioning which leads to optimal 
memory access delay under constrained resources. This 
framework can be extended in a number of ways, for example 
it can be incorporated into the 3D CACTI simulator to offer an 
optimal cache hierarchy and optimal 3D resource allocation. 
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